



Technology Education

Western Technical-Commercial School

Name:

Date:

Name

Digital Logic Gate Symbols

GATE	SYMBOL	NOTATION	TRUTH TABLE	MECHANICAL CCT EQUIVALENT																		
<u>AND</u>			<table border="1"><thead><tr><th colspan="2">INPUT</th><th>OUTPUT</th></tr><tr><th>A</th><th>B</th><th>A AND B</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>0</td><td>0</td><td>0</td></tr></tbody></table>	INPUT		OUTPUT	A	B	A AND B	1	1	1	1	0	0	0	1	0	0	0	0	
INPUT		OUTPUT																				
A	B	A AND B																				
1	1	1																				
1	0	0																				
0	1	0																				
0	0	0																				
<u>OR</u>			<table border="1"><thead><tr><th colspan="2">INPUT</th><th>OUTPUT</th></tr><tr><th>A</th><th>B</th><th>A OR B</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>0</td><td>0</td><td>0</td></tr></tbody></table>	INPUT		OUTPUT	A	B	A OR B	1	1	1	1	0	1	0	1	1	0	0	0	
INPUT		OUTPUT																				
A	B	A OR B																				
1	1	1																				
1	0	1																				
0	1	1																				
0	0	0																				
<u>NOT</u>			<table border="1"><thead><tr><th colspan="2">INPUT</th><th>OUTPUT</th></tr><tr><th>A</th><th></th><th>NOT A</th></tr></thead><tbody><tr><td>1</td><td></td><td>0</td></tr><tr><td>0</td><td></td><td>1</td></tr></tbody></table>	INPUT		OUTPUT	A		NOT A	1		0	0		1							
INPUT		OUTPUT																				
A		NOT A																				
1		0																				
0		1																				
<u>NAND</u>			<table border="1"><thead><tr><th colspan="2">INPUT</th><th>OUTPUT</th></tr><tr><th>A</th><th>B</th><th>A NAND B</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>0</td><td>0</td><td>1</td></tr></tbody></table>	INPUT		OUTPUT	A	B	A NAND B	1	1	0	1	0	1	0	1	1	0	0	1	
INPUT		OUTPUT																				
A	B	A NAND B																				
1	1	0																				
1	0	1																				
0	1	1																				
0	0	1																				
<u>NOR</u>			<table border="1"><thead><tr><th colspan="2">INPUT</th><th>OUTPUT</th></tr><tr><th>A</th><th>B</th><th>A NOR B</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>0</td><td>0</td><td>1</td></tr></tbody></table>	INPUT		OUTPUT	A	B	A NOR B	1	1	0	1	0	1	0	1	1	0	0	1	
INPUT		OUTPUT																				
A	B	A NOR B																				
1	1	0																				
1	0	1																				
0	1	1																				
0	0	1																				
<u>XOR</u>			<table border="1"><thead><tr><th colspan="2">INPUT</th><th>OUTPUT</th></tr><tr><th>A</th><th>B</th><th>A XOR B</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>0</td><td>0</td><td>0</td></tr></tbody></table>	INPUT		OUTPUT	A	B	A XOR B	1	1	0	1	0	1	0	1	1	0	0	0	
INPUT		OUTPUT																				
A	B	A XOR B																				
1	1	0																				
1	0	1																				
0	1	1																				
0	0	0																				